



Fabrication of Double Gate FET and Analytical Modeling for Surface Potential and Short Channel Effects

S. A. SAJJAD, B. A. BAKAR, A. HAIDER

University of Engineering and technology Taxila, Pakistan

Received 10th June 2018 and Revised 15th September 2018

Abstract: This paper explores the solution of surface potential variations for junction less (JL) double gate FET. This was only possible for SOI FET. Drain current and gate to source voltage V_{gs} characteristics within drain induced barrier lowering (DIBL) and Sub threshold calculations are done using Silvaco TCAD software. Basically In this paper 80nm device is fabricated and then some results are compare with device of 10nm. This is predominantly accurate for technical considerations of awareness where testified doping densities surpass 10 cm^{-2} for 1nm to 21nm channel thickness.

Keywords: FET, DIBL (drain induced barrier lowering), TCAD, JL

1. INTRODUCTION

A recent perception of junction less field effect transistor within tri gate is presented here (Lee, *et. al*, 2009) and corroborated in (Lee, *et. al*, 2010). Likewise other architectures have also suggested in (Pfitzner, *et. al*, 2009) and (Weis, *et. al*, 2008) which is called vertical slit field effect transistor? The main difference in double gate FET is that current is carried by only majority charge carriers. Junction less topologies has many advantages (Lee, *et. al*, 2009), (Lee, *et. al*, 2010), (Pfitzner, *et. al*, 2009) such as deficiency of immediate junctions can be controlled at micro scales. It was observe that double gate devices shows better channel properties and DIBL in Accumulation mode (AM). On the other hand FETs having multigates do not have better effects (Weis, *et. al*, 2008). On current to off current ratios and SS (sub threshold slope) are generated (Lee, *et. al*, 2009). So we depend upon FET that is charge based (Sallesse, *et. al*, 2005), (A Ali, *et. al*, 2016). Basically methodical model depends upon following two assumptions.

a) semiconductor nano wire which is highly un dopped. b) statistics of Boltzmann (Jimenez, *et. al*, 2004), (Jamenez, *et. al*, 2004), (Jamenez, *et. al*, 2005), (Yu, *et. al*, 2007), (Kolberg, *et. al*, 2008), (Zhang, *et. al*, 2010) and (Vishvakarma, *et. al*, 2010). In 1990 characteristics of SOI MOSFET based on accumulation mode (AM) have presented (Colinge, *et. al*, 1990). Some limitations are shown by this model, which make this impracticable for doping concentrations and existing day geometries.

1. Substrate is supposed to be equipotential so between the BOX and vertebral connection no voltage drop occurs.

2. Most important feature of FETs which is sub threshold it's not mention.

3. In Poisson's equation sudden depletion calculation is consider. i.e inside the channel unbiased region is continuously occurring.

4. In additionally at the subordinate body surface induced by a adverse substrate biased is flout.

This paper propose theoretical model of junction less FET without any of the above-mentioned limitations. The initial point is a difficult strength of the relationship between the voltage of gate and surface potential. When device functions in depletion a better approximation is given in detailed in (Gnani, *et. al*, 2011, Ali, *et. al*, 2018). Simulations are done on silvaco TCAD section II describes the fabrication of device .section III define the poisson equation and further its soluions are explain too. In section IV short channels description is explain. and similarly description of models for current and surface potentials with details are given. Calculations of DIBL and SS (subthreshold slope) are presented here.

2. DISCRPTION OF DEVICE

Consider junction less double gate filed effect transistor as shown in figure1 with a silicon body n+ doping. t_{ox} is presenting the oxidation thickness of both gates which are located at the top and bottom position of the body. Drain and source are located at inside. A methodical solution for the potential surface is done here that eliminates the some limitations. We may explain the voltage difference:

$$V_g - V_b = \phi_{GB} + \Delta\phi_{GB} + \Delta\phi_{BX} + \Delta\phi_{SUB}$$

In the above equation

$$\phi_{GB} \approx \frac{E_g}{2q} - \phi_{Th} \ln \frac{N_A}{n_i}$$

It is the work function of gate.

Thermal voltage of device can be written as;

$$\phi_{Th} = \frac{k_B T}{q}$$

And voltage drop, substrate. Body of the silicon, back oxide through the gate oxide can be define as

$$\Delta\phi_{ox}, \Delta\phi_{sub}, \Delta\phi_{sb}, \Delta\phi_{bx}$$

Then

$$\Delta\phi_{sb} = \phi_s - \phi_b$$

Here

$$\phi_s = \text{lower surface potential}$$

$$\phi_b = \text{upper surface potential}$$

From the above equation we can conclude that constant Fermi potential is presented within a semiconductor material.

Fabrication of DG FET is simulated in silvaco TCAD as shown below:




Fig-1 Fabrication of junction less double gate FET on Silvaco TCAD

3. POISSON EQUATION

In thermal balance conditions the Fermi level of potential where $\psi = \psi_F$ is constant. For this purpose we select x axis in the upper oriented direction so this equation can be standardized as:

$$\frac{d^2\psi}{dx^2} = -\frac{1}{\lambda_{sub}^2} \{ [\exp(-(u - u_F)) - 1] - \left(\frac{n_i^2}{N_A}\right) [\exp(u - u_F) - 1] \}$$

In above equation

$$u = \frac{\phi}{\phi_{Th}}$$

$$u_F = u_F = \ln \frac{N_A}{n_i}$$

$$\lambda_{sub} = \sqrt{\frac{\epsilon_s \phi_{Th}}{q N_A}}$$

Then

$$u' = (u = u_F) = 0, u(x = -t_{ox}) = u_{ox}$$

In this equation

$$u_{ox} = \text{substrate surface potential}$$

$$\begin{aligned} &= \pm \frac{\sqrt{2}}{\lambda_{sub}} \{ [\exp(u_F - u) + (u - u_F) - 1] + \left(\frac{n_i^2}{N_A}\right) \} \\ &\quad \sqrt{\exp(u - u_F) - (u - u_F) - 1} \\ &= \pm \frac{\sqrt{2}}{\lambda_{sub}} F_{TUB}(u, u_F) \\ &\quad \pm = (u_{ox} - u_F) / [u_{ox} - u_F] \end{aligned}$$

Charge density can be found as;

$$Q_{ss} = -\epsilon_s \phi_{Th} u' = \pm \sqrt{2} \epsilon_s \phi_{Th} F_{TUB}(u_{ox}, u_F)$$

Now applying the boundary conditions:

$$u_F = u_{ox} - (Q_{ss} + Q_{inv} + Q_{it}) / (\phi_{Th} \cdot C_{ox})$$

$$Q_{inv} = \int_0^{t_{ox}} p_{inv}(x) \left(1 - \frac{x}{t_{ox}}\right) dx$$

4. SHORT CHANNEL EFFECT

Minimum surface potential is measure for calculating reverse charge, Using Gauss law

$$-\xi(x) \frac{t_{ox}}{2} + \xi(x + dx) \frac{t_{ox}}{2} - \xi_s(x) dx = -\frac{q N_A t_{ox}}{2 \epsilon_{ox}}$$

Electric field $\xi(x)$ can be calculated as:

$$\xi(x) = \frac{1}{\eta} \frac{d\psi_s(x)}{dx}$$

In This equation η is fitting parameter that integrates the consequence of the variation of the adjacent field in the depleted film. For surface potential following equation presents the surface potential.

$$\frac{d^2\psi_s}{dx^2} - \frac{2\eta C_{ox}}{\epsilon_{ox} t_{ox}} \psi_s = \frac{\eta}{\epsilon_{ox} t_{ox}} [q N_A t_{ox} - 2C_{ox}(V_{GS} - V_{FB} - \phi_F)]$$

Solution Of the equation can be explained as:

$$\psi_s(x) = C_1 \exp(m_1 x) + C_2 \exp(-m_1 x) - \frac{R}{m_1^2}$$

C_1 and C_2 are coefficients

$$C_1 = \frac{\phi_s [1 - \exp(-m_1 L)] + V_F + R(1 - \exp(-m_1 L))}{2 \sinh(m_1 L)}$$

$$R = \eta \frac{q N_A t_{ox} - 2C_{ox}(V_{GS} - V_{FB} - \phi_F)}{\epsilon_{ox} t_{ox}}$$

$$m_1 = \sqrt{\frac{2\eta C_{ox}}{\epsilon_{ox} t_{ox}}}, \phi_s = \left(\frac{kT}{q}\right) \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

Position in channel can be found as

$$x_{m1} = \frac{1}{2m_1} \ln\left(\frac{C_2}{C_1}\right)$$

Now we can derive relationship for $\psi_s(x_{m1})$

$$\psi_s(x_{m1}) = 2\sqrt{C_1 C_2} - \frac{R}{m_1^2}$$

5. SUBTHRESHHOLD SWING

Sub threshold can be define as it is characteristic of FET's voltage and current .In this region drain current is

controlled by gate. Which is similar to as when exponential current increases for forward biased diode. so swing which is produce during this region that is called subthreshold swing. Formula for calculating sub threshold swing is;

$$S = \frac{dV_g}{d(\log I_D)} \frac{mF}{q}$$

We can control sub threshold by diffusion current then this sub threshold voltage can be limit. For an ideal device minimum sub threshold swing is:

$$S_{MOSFET} = \ln(10) \frac{kT}{q} \frac{mF}{q}$$

It is $60 \frac{mV}{dec}$ at the room temperature (300K)

6. APPROACH OF MODELING

Main Approach is 2D closed form Poisson equation solution $\phi_{channel}$ in the area of channel (Schwartz, *et. al*, 2012). For considering parabolically shaped potential at source and drain sides to channel, and supplementary 2D secure form parabolic elucidation ϕ_{para} from (Kloes, *et. al*, 2008, (Ahmed, *et. al*. 2018, Ali, *et al.*, 2017). It was instigated for region of channel. Mock 2D potential lean-to for drain and source, ϕ_{ext} is based upon operative build in voltage (Kloes, *et. al*, 2008), (Graef, *et. al*, 2013, Ali, *et al*. 2016).

7. CURRENT MODEL

Drain current can be designated following the indication of Pao And Shah (Pao, *et. al*, 1916) which comprises the diffusion transport predispositions and drift that is operating between the saturation and linear regions (Ortiz-Conde, *et. al*, 2007), (Song, *et. al*, 2009).

Drain current can be written as;

$$I_D = \mu \frac{W}{L} \int_0^{V_{DS}} Q_I dV$$

Q_I is the charge ,which can be explain as

$$Q_I = -2q \int_0^{E_{eff}} (n - n_t) dx$$

$$= -2q \int_{\psi_b}^{\psi_s} \frac{n - n_t}{F} d\psi$$

$$I_D = \mu \frac{W}{L} \frac{q^2}{kT} \left(\frac{kT}{q} \right)^2 [\rho(\beta_d) - \rho(\beta_s)]$$

Using silvaco TCAD graph between drain current via V_{GS} is shown below:




Fig-2 Current voltage characteristics of junctionless FET L=80nm, on silvaco TCAD

As shown in above figure drain current increases within the gate to source voltage .when $V_{GS} = 1V$ then amount of current is 0.02. Threshold is varying from 0.001V to 0.5V. When this voltage reaches to 0.12V, the current starts to go in saturation.

8. SURFACE POTENTIAL BASED MODEL

Two surface potential based models by Ortiz - conde *et al* and taur *et al* have been described Ortiz conde model monitored the double integral calculations of devices and bulk mass FET'S without some estimation.

Simulations for surface potential are shown below on TCAD.




Fig-3 Plot of channel center position or surface potential via depth

Above plot presents the surface potential ψ_s and potential at the surface of channel ψ_0 .calculated for voltage of gate is varying from 0 to 1.5 V in steps of 0.1v by varying the program for each step change. It is detect that below threshold semiconductor's charge gets minute. And volume inversion occurs in it.potential remains ($\psi_s = \psi_0$) through the whole silicon thickness .towards threshold voltage. Then voltage of gate increases in that result ψ_s rises slowly and ψ_0 does not consists on volume inversion.so the characteristics for device having different thickness but equal length through a single common point is called crossover point. (Fig 4). shows the potential variations at source to drain side that indicates that surface potential variations are different from this. So simulations had done on silvaco TCAD.




Fig-4 Plot of potential via length that indicates the variations of potential at source to drain edges

9. CHARGE BASED MODEL

In an intrinsic material there is no depletion region total charge is equal to inversion charge .so these characteristics will not be equal to surface potential
Simulations are done on TCAD:




Fig-5 Drain current model based upon charge

Above simulation shows the horizontal translated $I_{ds} - V_{gs}$ characteristics for ($V_{ds} = 0.030V$) and $V_{th} = 1.51V$. this transformation is called as DIBL which is categorized by the sum of millivolts of transformation per volt of variation in drain voltage.
Formula for calculating DIBL is

$$DIBL = \frac{V_T(V_{DSL}) - V_T(V_{DSH})}{V_{DSH} - V_{DSL}}$$

For the above case DIBL is equal to $63.580 \frac{mV}{V}$

Which is satisfactory because for a well-designed FET DIBL should be less than $100 \frac{mV}{V}$

This figure presents the subthreshold slope too. it can be calculated from the above mentioned plot. For this we must have to know about formula that can be defined as:

$$SS = \frac{\Delta V_{gs}}{\Delta \log_{10}(I)}$$

Basically

It is the sum of millivolts of rise in voltage of gate to require to rise the current of gate by the aspect of 10.00. Maximum limitation of sub threshold at room temperature is $60 \frac{mV}{decade}$

Well designed FET can tolerate sub threshold slope less than $60 \frac{mV}{decade}$. For above plot sub threshold is $72.0 \frac{mV}{decade}$

10. CONCLUSION

This paper investigates the threshold voltage and surface potential variations, in junctionless double gate FET'S, and solutions of Poisson equation. Simulations are done on silvaco TCAD and some results have been compared. Similarly solutions of DIBL (Drain induced Barrier lowering) and SS (sub threshold slopes) effect of short channels are explained. Doping concentration for $N_D = 1 \times 10^{18} \text{ cm}^{-3}$ indicates the DIBL $63.580 \frac{mV}{V}$ and sub threshold slope is $72.0 \frac{mV}{decade}$.

It can be predicted that upcoming developments of junctionless FET'S will be powerfully focused on this direction.

REFERENCES:

Ali, A.. (2017) "MPC-PID comparison for controlling therapeutic upper limb rehabilitation robot under perturbed conditions." Engineering Technologies and Social Sciences (ICETSS), 2017 IEEE 3rd International Conference on. IEEE,.

Athar, A., (2018) "Fuzzy PID controller for upper limb rehabilitation robotic system." Innovative Research and Development (ICIRD), IEEE International Conference on. IEEE.

ALI, A., (2016). "Control Strategies for Robot Therapy." Sindh University Research Journal-SURJ (Science Series) 48.4D

Ali. A., S F. Ahmed, M. K.. Joyo, A. Malik, M. Ali, K. Kadir, Z. M. Yuosuf, (2016) Sindh University Research Journal-SURJ (Science Series) 48 (4D), 79-82

Adelmo Ortiz-Conde Senior Member (2007), IEEE, Francisco J. Garcia-Sanchez, senior member, IEEE, Juan Muci, Slavica Malobabic, student member, IEEE. A review of core compact Models for Undoped Double-Gate SOI MOSFETs," IEEE Transactions On Electron Devices, vol. 54, no. 1.

Borli. H., S Kolberg, T. A Fjeldly and B. inguez, (2008). "Precise modeling framework for short-channel double-gate

- and gate-all-around MOSFETs, *IEEE Trans. Electron Devices*, vol.55, no.10, 2678-2686.
- Colinge. J. P. (1990). "Conduction mechanisms in thin-film accumulation –mode SOI p-channel MOSFETs," *IEEE Trans. On Electron Devices*, vol. 37, no. 3, 718-723.
- Colinge. J. P., C. W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill A., M. B. Kelleher, M. White, A.-M. Kelleher, B. M. Carthy and R. Murphy, (2010). "Nanowire transistors without junctions," *Nat. Nanotechnol.*, vol.5, no. 3, 225-229.
- Faiz. A, S. (2018) "Mobility assistance robot for disabled persons using electromyography (EMG) sensor." *Innovative Research and Development (ICIRD), IEEE International Conference on. IEEE.*
- Graef. M., T. Holtij, F. Hain, A. Kloes, and B. Iniguez, (2013). "A Generic Analytical Current Model for Hetero-Junction Double-Gate Tunnel-FETs Including Two-Dimensional Effects," in *ISDRS*.
- Gnani. E., A. Gnudi, S. Reggiani, and G. Baccarani, (2011). "Theory of the junctionless nanowire FET," *IEEE Trans. on Electron Devices*, vol. 58 no. 9. 2903-2910.
- Iniguez. B., D. Jamenez, J. Roig, H.A. Hamid, L.F. Marsal, and J. Pallares, (2005). "Explicit continuous model for long-channel undoped surrounding gate MOSFETs," *IEEE Trans. Electron Devices* vol.52, no.8, 1868-1873.
- Jimenez, D., B. inguez, J. sune, L.F. Marsal, and J. Pallares, (2004). "Modelling of nano scale gate-all –around MOSFET," *IEEE Electron Device Lett.* vol. 25, no.5, 314-316.
- Jamenez. D., B.inguez, J.sune, L.F. Marsal, and J. Pallares, (2004). "Continous analytic I-V model for surrounding gate MOSFET," *IEEE Electron Device Lett.* vol.25, no.8, 571-573.
- Jooyoung S., (2009) Student Member, IEEE, Bo Yu, Student Member, IEEE, Yu Yuan, and Yuan Taur, Fellow, IEEE," A Review on Compact Modelling of Multiple –Gate MOSFETs," *IEEE Transactions On Circuits And Systems*, vol.56, NO.8.
- Kloes. A., M. Weidemann, D. Goebel, and B. T. Bosworth, (2008). "Three-Dimensional Closed-Form Model for Potential Barrier in Undoped FinFETs Resulting in Analytical Equations for and Subthreshold Slope," *Electron Devices, IEEE Transactions on*, vol. 55, no. 12., 3467-3475.
- Lee, C. W., A. Afzalian, N. D. Akhavan, R. Yan I. Ferain, and J. P. Colinge, (2009). Junction-less multigate field – effect transistor, " *Appl. Phys. Lett.*, vol. 94, no. 5..
- Pfitzner. A., M. Staniewski, and M. Strzyga, (2009). "DC characteristics of junction vertical slit field-effect transistor (JVeSFET)," in *Proc. 16th int. Conf. MIXDES. Lodz, Poland.* 420-423.
- Sallese. J. M., F. Krummenacher, F. Pregaldiny, C. Lallement, A. Roy, and C. Enz, (2005). "A design oriented charge based current model for DG MOSFET and its correlation with the EKV formalism," *solid state electron* vol.49, no.3, 485 -489.
- Schwartz. M., T. Holtij, A. Kloes, and B. Igue, (2012). "Analytical Compact Modelling Framework for the 2D Electrostatics in Lightly Doped Double-gate MOSFETs," *Solid-State Electronics*, vol. 69, no. 1., 72-84.
- Vishvakarma. S. K., U. Monga, and T. A. Fjedly, (2010). "Unified analytical modeling of GAA nanoscale MOSFETs," in *proc. IEEE ICSICT, Shaghai, China, Nov. 1-4*, 1733-1736.
- Weis, M. A. Pfitzner, K. Kasprowikz, Y. W. Lin, T. Fischer R. Emling, M. Marek-Sadowska, D. Schmit–Landsiedel, and W. Maly, (2008). "Low powers RAM cell using vertical slit field effect transistor(VSFET)," in *proc. ESSCIRC in frindge* 6Pp.
- Yu. B., W.-Y. Lu, H. Lu, and Y. Taur, (2007). "Analytic charge model for surrounding gate MOSFETs," *IEEE Trans. Electron Devices* vol 54, no.3, 492-496.
- Zhou. X., G. Zhu M. Srikanth, S. Lin, Z. Chen, J. Zhang, and C. Wei, (2010). "A unified compact model for emerging DG Fin FETs and GAA nanowire MOSFETs including long/short-channel and thin/thick –body effects "in *Proc. ICSICT, Shanghai, China, Nov.1-4*, 1725-1728.